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Abstract- This paper describes the implementation of a
heuristic method to perform non-zero clock skew scheduling of
digital VLSI circuits in a parallel computing environment. In
the proposed method, circuit partitions that have low number of
timing paths between partitions are formed. Clock skew schedul-
ing is applied independently to each partition-sequentially or
in parallel on a computing cluster-and results are iteratively
merged. The scalability of the proposed method is superior com-
pared to conventional non-zero clock skew scheduling techniques
due to the reduction of analyzed circuit sizes (partition sizes) at
each iteration step and the potential to parallelize the analyses
of these partitions. It is demonstrated that after only the first
iteration step of the proposed method, feasible clock schedules
for 65% of the ISCAS'89 benchmark circuits are computed. For
these circuits, average speedups of 2.1X and 2.6X are observed
for sequential and parallel application of clock skew scheduling
to partitions, respectively.
I. INTRODUCTION
Mainstream integrated circuit design flow is normally tuned
for zero clock skew circuit design. Zero clock skew design is
popular due to its relative simplicity in various stages of the
design flow, compared to non-zero clock skew circuit design.
Nevertheless, non-zero clock skew design (scheduling) per-
mits improved circuit performances, and is desirable in high-
performance circuit design [1]. Various clock skew scheduling
methods targeting edge-triggered and level-sensitive circuits
have been proposed. The proposed techniques range from
techniques that lead to an optimal solution [2], [3] to those
that lead to a sub-optimal feasible solution [4], from those
that employ accurate models [2], [5] to those that employ
approximate models [6], from those that use graph theoretic
approaches [7], [8] to those that employ linear or quadratic
programming techniques [9], [10].
A common bottleneck for all these approaches is scalability.
Scalability is an issue because of the interdependence of
system timing paths of an entire circuit for clock skew schedul-
ing. Unlike prevailing static timing analysis methods where a
selected subset of timing paths (critical timing paths) must be
investigated, the entire set of timing paths must be investigated
for a full-scale application of clock skew scheduling. Such
analysis is typically computationally intensive for very large-
scale circuits. The computational intensity manifests itself in
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two main forms: (1) Hardship in or failure of path identifica-
tion and enumeration, (2) Excessive run times for conventional
clock skew scheduling application techniques.
In this paper, a heuristic method that improves the scal-
ability of clock skew scheduling through partitioning and
parallelization is proposed. A circuit is divided into multiple
partitions such that clock skew scheduling can be applied
independently to each partition. Furthermore, the application
of clock skew scheduling (to partitions) is parallelized for
improved scalability. An iterative solution method is proposed
to merge the results and verify the compatibility (feasibility)
of the solutions for each partition.
The rest of the paper is organized as follows. In Section II,
the conventional clock skew scheduling algorithm used in
this work is reviewed. In Section III, the motivation for the
presented research is described. In Section IV, the partitioning
and parallelization steps of the proposed method are described.
In Section V, experimental results are presented. The paper is
finalized in Section VI.
II. CLOCK SKEW SCHEDULING
Synchronous circuits are built of local data paths. A local
data path [1] is formed by two sequentially adjacent registers
and a combinational logic block between them. The timing
analysis of a synchronous circuit is performed by satisfying the
relevant timing constraints for each local data path. A sample
local data path between sequentially adjacent registers Ri and
Rf is shown in Figure 1. The minimum and maximum propa-
gation delays on the combinational logic block are denoted by
DPm and D', respectively. The internal delays of a register,
not shown in Figure 1, are also defined: The minimum and
maximum clock-to-output delays of Ri are denoted by D'Qm
Register Ri Register Rf
Clock DelaF 1 l Clock Delayd t
Fig. 1. A local data path.
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and D' QM, respectively. The setup and hold times of Rf are
denoted by Sf and Hf, respectively.
Due to process parameter variations or by design, clock
(signal) delays at each synchronous component of a circuit
may be nonidentical. Clock skew is defined asTif t fskew tI
where ti and tf represent the clock delays to registers Ri and
Rf of a local data path, respectively. Clock skew scheduling
is the process of computing the optimal clock delays to each
register in order to meet a particular design objective. Popular
design objectives are maximizing the operating frequency T
and improving the tolerance of the circuit to secondary order
effects. The clock skew scheduling method of interest in this
work, shown in Table I and introduced in [2], targets maxi-
mizing the operating frequency of an edge-triggered circuit.
TABLE I
CLOCK SKEW~SCHEDULITNG METHOD.
LP Problem [2]
minl T
s.. sk (, ) T-D"f D'St.Tke(',f) T PM CQM -S
Tske (i,f) >DPM CQm Hf
III. MOTIVATION FOR RESEARCH
In state-of-the-art VLSI circuits with high logic depth and
design complexity, identification of timing paths and path enu-
meration cannot always be completed within reasonable time
and computation resources. A heuristic partitioning method is
proposed in this work in order to remedy this shortcoming.
In the proposed method, very long paths are split with a cut
and a level-sensitive latch operating in the transparent phase
is inserted on the cut. The transparent phase latch has no
effect on the functionality of the circuit because the data signal
immediately propagates through the latch. This latch, however,
shortens the logic depth of the original path.
Also, the linear programming (LP) clock skew scheduling
problem formulated for a VLSI circuit (Table I) can be very
large. If solvable, the run times of such large LP problems
are typically manageable within the long design cycles of
integrated circuits. However, some of these problems may
not be solvable at all with common computing resources. In
several industry applications, for instance, LP model problems
for the clock skew scheduling of large-scale circuits exceed the
practical limits of industrial strength computing resources [I11].
In the method proposed in this paper, clock skew scheduling
is applied to (smaller) circuit partitions in a parallel computing
cluster, proving this process feasible.
Partitioning for improved scalability of clock skew schedul-
ing is pursued partially due to an intertwined relationship to the
resonant rotary clocking [12], [13] research. Resonant rotary
clocking technology [12], [13] is a next-generation clocking
technology that inherently supports-and requires the use of-
non-zero clock skew scheduling. The implementation of high-
speed digital circuits synchronized by the resonant rotary clock
technology entail partitioning due to the mesh structure of the
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Fig. 2. Clock skew scheduling with partitioning method.
rotary clock distribution network. The details of such synchro-
nization will not be explained in this paper. Nevertheless, this
relationship is mentioned here due to comprising a driving
motivation for the presented work.
IV. HEURISTIC METHOD
The proposed method entails an initial partitioning stage
and an iterative solution stage as illustrated in Figure 2. In the
partitioning stage, instead of a traditional path-based or a net-
based partitioning methodology, a fine-tuned, timing-driven
partitioning methodology is used. In this partitioning method-
ology, partitioning criteria are selected such that partitions
which are amenable to clock skew scheduling are generated.
In the iterative solution stage, data paths that are local to each
partition are identified and corresponding timing constraints
are included in the clock skew scheduling problem for that
partition. Timing constraints of local data paths which span
different partitions are included in the clock skew scheduling
problem of the "top block". The LP problem formulation
for the application of clock skew scheduling in Table I is
used to formulate the clock skew scheduling problem of
each partition and the top block. The clock skew scheduling
problems of each partition are independent of each other,
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so these analyses are parallelized. However, the solutions of
each partition and the top block are dependent due to the
timing paths between multiple partitions. Alternative methods
of iteration are proposed to solve for the dependencies. The
stages of this heuristic method is detailed in the following
subsections.
A. Partitioning with Chaco
In practical implementation of partitioning, the partitioning
tool Chaco [14] is used. Among the multiple criteria of
partitioning for clock skew scheduling are the weight, number
and location of the cuts amongst partitions, the weight of
each partition, the relative mapping of sequentially-adjacent
registers to partitions and the number of internal vertices per
partition. Chaco tracks the quality of these partitioning criteria
with user-defined priorities. In order to generate partitions
amenable to clock skew scheduling, the number of cuts
between partitions must be minimal and the number of internal
vertices (vertices that do not have edges between partitions)
must be maximal. Depending on particular design budgets,
the priority of the criteria, or the weights of particular nets or
vertices can be fine tuned.
For smaller circuits where the circuit graph [1] can be
generated easily, partitioning is applied on the generated circuit
graph. For larger circuits, where the circuit graph cannot be
generated (or takes excessive time), partitioning is applied on
the gate-level design. In this case, the partitioner is tuned such
that registered-input, registered-output partitions are generated.
The partitioning tool is operated with different priorities
assigned to the partitioning criteria. Experimentally, a bal-
anced priority assignment between minimizing the total cut
weight and maximizing the number of internal vertices is
found sufficiently effective.
B. Clock Skew Scheduling of Partitions
After partitioning, clock skew scheduling problems are
generated for the n circuit partitions, (LP1I LP2, ... LPn). Each
partition LPi is solved (sequentially or in parallel) in order to
compute the minimum clock period permitted by that partition.
The maximum of the minimum clock periods reported from
each partition LP is selected as the common clock period at
which all the partitions are operable.
Next, the maximum of the minimum clock periods com-
puted for the partitions is used to further constrain the clock
frequency of top block LP. A constraint in the form
(1)
is added to the top block LP, where T1, T2.. ., Tn de-
note the minimum clock periods computed for partitions
LP1 ,LP2 ... LPn respectively (see Figure 2). If the top block
LP problem is less constraining on the minimum clock period
than the partition LP problems, then the maximum of the min-
imum clock periods of the partition LP problems is selected
as the common clock period (for partitions and the top block).
Otherwise, the minimum clock period computed for the top
block is selected as the common clock period.
The top block LP problem is solved after the partition LP
problems are solved, because the top block has all boundary
vertices implied in its constraints. Each partition LP problem
only has a fraction of the boundary vertices implied in their
constraints. The solution of the clock delays to all boundary
vertices, as computed by the partition LPs and the top block
LP problem, are matched in order to verify the validity of
the computed minimum clock period. In order to match these
clock delays of boundary vertices, the solutions computed for
the top block LP problem are enforced on the partition LP
problems with equalities such as:
ti = Xi, (2)
where the clock delay ti computed for register Ri in the top
block LP problem is xi time units (see Figure 2). If the partition
LP problems return feasibility, the computation is complete.
There are two points to note here. First, note that, the
presented heuristic method does not guarantee a feasible
solution. The following alternative approaches are proposed
to solve for he infeasible cases:
* Reiteration: Iterations are performed on infeasible
subproblems to search for a feasible answer. The clock
delays whose values are changed from the optimal so-
lution of the top block LP are tracked such that the
feasibility of the remaining LP problems are not violated.
. Constraining boundary vertices: The clock
delays of all boundary registers are set to an identical
value. Synchronous circuits are typically built to operate
at zero clock skew, thereby, this procedure guarantees
proper circuit operation. A similar clock delay restriction
procedure is applied to the timing of Intellectual Property
(IP) blocks in [3]. In the experiments performed on
ISCAS'89 benchmark circuits for IP blocks, restricting
the clock delays of boundary vertices caused an average
27% improvement of conventional clock skew scheduling
drop to 24% [3].
. Delay padding: The minimum Dif and maximumPM
D!'M data propagation delays of a local data path are
formulated with additional slack variables Sm and SMi
respectively. In the LP problem solution, slack values
reported on each local data path are the amounts of delay
that must be inserted along these logic paths. The clock
delays of the boundary registers are fixed prior to the
solution, such that, the solutions of the remaining LP
problems are not violated.
The second point to note is that, without register insertion,
the partition LP problems and the top block LP problem
are subproblems of the original LP problem. As the solution
of one of the subproblems (the top block LP problem in
this case) is enforced on the remaining LP problems, the
convex solution space of the original problem is not violated.
Thus, if a feasible solution is found without register insertion
and without iterations, it is optimal. If register insertion is
performed or the alternative reiteration techniques described
above are used, however, suboptimal solutions can be obtained
488
T > max (TI, T2,. -, TO
or the convex solution space can be disturbed leading to
suboptimal solutions.
V. EXPERIMENTAL RESULTS
The main focus in experimentation is demonstrating the
feasibility of the application of clock skew scheduling with
partitioning (sequentially and in parallel). Towards this goal,
results for only the first iteration step are reported. In this
paper, the alternative iteration methods (Section IV-B) are
proposed as potential directions for circuit designers they are
not analyzed experimentally.
A. Clock Skew Scheduling Results
Experiments are performed on an ISCAS'89 suite of bench-
mark circuits and an industrial circuit industriall. The
timing information for ISCAS'89 circuits is generated with a
pre-determined algorithm, in which the fanout, size and type
of logic gates are considered. A single phase clock signal with
a 50% duty cycle is selected for synchronization. The internal
register delays are assumed negligible. The experiments are
performed on an Xgrid [15] parallel computing cluster built
with four (4) PowerMac computers with dual G5 1.8 GHz
microprocessors (only one processor is used in clients) and 3
GB RAM. A constant partition size of four (4) is selected.
The simplex optimizer of the GNU LP solver GLPK (version
4.8) [16] is used to solve the LP problems. The results are
presented on Table II.
In Table II, the run times are reported in order to demon-
strate the speedups achievable through partitioning and par-
allel application of clock skew scheduling. Run times of the
conventional method are denoted by tconven, the run times of
the sequential solution of partitions method are denoted by
tsequen and the run times of the parallel solution of partitions
method are denoted by tp,aral. The observed run times tsequen
and tparal record speedups over conventional clock skew
scheduling application due to partitioning only, and, partition-
ing and parallelization, respectively. The feasibility of each
solution (Feas?) is shown in Table II. Each feasible solution
indicates an optimal minimum clock period, which provides
approximately 30% shorter clock periods on average (see [3]),
over conventional zero clock skew, edge-triggered circuits.
Note that larger ISCAS'89 circuits have around 1.5k registers
and 20k paths while industriall has approximately 14k
registers and 3.7M paths.
It is observed from Table II that tparal is consistently and
significantly (especially for large scale circuits) superior to
tsequen and tconven. Similarly, tsequen is consistently superior to
tconven. The run time improvement from tconven to tsequen and
from tconven to tparal are listed under RTIsequen and RTIparal,
respectively. The improvements are computed with the formula
[100(told-tnew)ltold]. On the ISCAS'89 benchmark circuits,
the average run time improvement via partitioning (RTIsequen)
is 25%. The average run time improvement via partitioning
and parallelization RTIparal is 28%. The circuits, for which the
method is infeasible, are not considered in the computations
of the average improvement. Overall, the application of clock
TABLE II
CLOCK SKEW SCHEDULING RESULTS ON FOUR (4) PARTITIONS.
Circuit Run Time CSS (sec) RTI (%) Feas?|Name 111 tCon.en 1 tsequen T tparal || RTIsequen [ RTlparal y/n
s27 0 0 0 0 0 y
s208.1 0 0 0 0 0 y
s298 0 0 0 0 0 y
s344 0 0 0 0 0 y
s349 0 0 0 0 0 y
s382 0 0 0 0 0 y
s386 0 0 0 0 0 y
s400 0 0 0 0 0 y
s420.1 0 0 0 0 0 n
s444 0 0 0 0 0 y
S510 0 0 0 0 0 y
s526 0 0 0 0 0 y
s526n 0 0 0 0 0 y
s641 0 0 0 0 0 n
s713 0 0 0 0 0 n
s820 1 1 1 0 0 y
s832 0 0 0 0 0 y
s838.1 2 0 0 0 100 n
s938 1 1 1 0 0 n
s953 0 0 0 0 0 y
s967 0 0 0 0 0 y
s991 0 0 0 0 0 y
s1196 0 0 0 0 0 n
s1238 0 0 0 0 0 n
s1423 21 6 3 71 86 y
s1488 0 0 0 0 0 y
s1494 0 0 0 0 0 y
s1512 1 0 0 100 100 y
s3271 4 2 1 50 75 n
s3330 2 2 1 0 50 n
s3384 22 4 3 82 86 y
s4863 2 0 0 100 100 y
s5378 9 5 2 44 78 n
s6669 33 10 7 30 79 n
s9234 52 15 8 71 85 n
s9234.1 47 12 5 74 89 y
s13207 86 17 10 80 88 y
s15850 3545 735 447 79 87 n
s15850.1 1358 156 110 89 92 y
s35932 101 38 13 62 87 n
s38417 7707 3780 1845 51 76 y
s38584 1394 749 339 46 76 y
Industriall n/a 34680 25680 n/a n/a n
Average | - 25 28 ||
skew scheduling to partitions is feasible for 28 (65%) of the
total 43 circuits, whereas this method is not applicable to
the remaining 15 circuits (35%). For these 15 circuits, the
alternative methods described in Section IV-B can be used.
B. Overall Improvement Results
The run times of a complete non-zero clock skew timing
tool are also analyzed to profile the speedups gained in overall
program execution due to partitioning and parallelization.
On ISCAS'89 circuits, an average of 2.1X speedup is ob-
served in run time due to partitioning (without parallelization).
If the partitioned LP problems are solved in parallel, the
average speedup is 2.6X. It is intuitive that as the size of a
circuit increases, the clock skew scheduling step of a complete
tool, which is the fraction of the task that is enhanced with
partitioning and parallelization, increases as well. So, for larger
489
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size circuits, higher speedups are expected through partitioning
and parallelization.
The complete tool operation has three main steps, Read-
in, Partitioning and Scheduling. The scheduling step (in this
work) consists of the first step of iterative application of the
clock skew scheduling method. Figure 3 illustrates the relative
run times of each step for three larger ISCAS'89 circuits and
the industrial circuit industrial 1 for the parallel application
of clock skew scheduling.
The breakdown of run times to the three steps of a complete
tool is shown for the three largest circuits, s 3 8 5 8 4, s3 8 417
and Industriall in Figures 4, 5 and 6 respectively. The run
times for three application methods conventional, sequential
and parallel application are shown. The run times for each
step is shown with color codes, listed as read-in, partitioning
and scheduling steps from bottom to top for each data bar.
Partitioning step is not required in the conventional application
method, thus is not shown in Figures 4, 5 and 6 for the
"conventional" application methods. Even for methods where
partitioning is necessary, the partitioning stages of the run
time bars are indistinguishable, because the run times for the
partitioning process are relatively very short.
The run times of the read-in and partitioning (where applied)
steps are identical in all three application methods. The run
time of the clock skew scheduling step is improved through
partitioning and application of clock skew scheduling in par-
allel. These improvements lead to an overall speedup.
VI. CONCLUSIONS
In this paper, a heuristic methodology for the application of
clock skew scheduling to VLSI circuits in a parallel computing
environment is described. Partitioning is used to efficiently
process larger circuits by generating smaller partitions for
faster timing analysis. The method is applied to four-partition
ISCAS'89 circuit systems on a parallel cluster of four com-
puting clients, leading to speedups of 2.6X on average.
Fig. 5. Run time breakdown for s38417.
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Fig. 6. Run time breakdown for industriall.
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